Abstract We present Single Event Effect (SEE) and Total Ionizing Dose (TID) data for 1 Gbit DDR SDRAMs (90 nm CMOS technology) as well as comparing this data with earlier technology nodes from the same manufacturer.
98 and 200 MeV. All proton testing was done at normal incidence.
II. HEAVY-ION SEE TESTING NASA GSFC
Initial SEE testing was carried out at the SEETF on packaged devices. Due to temporal and economical constraints, testing was conducted with a single ion incident at 00, 450, and 600 to the DUT normal to give 3 effective LETs. Effective LET in the active volume was calculated based on the energy lost by the ion beam as it traversed the layers over the sensitive volume (e.g. plastic molding, lead frame, etc.) [6] (See figure 2, for example.) Lead frame and package composition and thickness were derived from information supplied by the vendor.
An attempt was made to repackage several of the TSSOP DUTs to allow easier characterization at TAMU. This repackaging was unsuccessful (timing/signal drive issues), and the higher energy (40 MeV/amu) tune was used to characterize the DUT in the low LET range. To ensure that ion LET could be determined unambiguously, only data for normal incidence ions are reported here. LET for the tests at TAMU was estimated using the same method as was used for the SEETF.
The Aerospace Corporation
Heavy-ion testing at the LBNL facility used a 10 MeV/amu tune, so the DUTs were thinned to a thickness of 3 mils (about 76.2 gim) and mounted face down so they could be irradiated from the backside. All ions were incident normal to the device.
Test Methods
Both Because of the complexity of SEE data for SDRAMs, the addresses, values and times of all errors were recorded for post processing to extract multi-bit upsets, different SEFI modes, stuck bits, etc. The Aerospace Corporation conducted all irradiations at room temperature. GSFC looked for SEL susceptibility at both ambient temperature and at 85 'C.
Internal DUT frequencies were 100 MHz. The Aerospace Corporation performed proton tests at LBNL and IUCF with a primary emphasis on SEE (similar method to heavy ion testing). TID data were taken noting only functional performance and supply current variances. No 
III. DATA ANALYSIS
In terms of error types and complexity, an SDRAM is more like a microcontroller with a large memory array than a simple memory array. Effects of SEFIs are particularly important for most space applications. [4, 7] The two organizations independently performed data analysis. Figure 3 shows the measured SEL cross section and the upper limit for the cross section at the next highest LET tested (47 MeV*cm2 /mg). Although we cannot definitely rule out the possibility of SEL between these two LET values, the low SEL cross section at 108 MeV*cm2 /mg suggests that the threshold is probably closer to this value rather than the lower limit of the range.GSFC SEE Results Figure 4 shows cross sections for SBU, MBU and SEFIs (determined in post processing) as a function of effective LET. It is interesting to note that the MBU cross section (for >1 bit upset) is nearly a constant proportion of the SEU cross section over the high-LET range carried out at the MSU SEETF. Both the SEU and MBU cross section continue to increase up to the highest effective LET tested, while the SEFI cross section appears to saturate over this range. MBUs and "SEFIs" were only observed in the SEETF data (LET> 27 MeVcm2/mg). Aerospace Results Figure 5 shows The Aerospace Corporation heavy-ion SEU data from LBNL. The bit-error cross section is approximately 20x higher than the cross section for single-bit errors for the GSFC data on the rev. A die. No MBUs were noted in this data. SEFIs were seen only at LET .14 Mevcm2/mg (open triangles in figure 5 ). At least two "SEFI" modes were observed. One mode would be better characterized as a burst error, in which a large number of errors are seen, but recovery can be achieved by simply rewriting the data into the memory. The other mode is properly a SEFI, as power cycling was necessary to recover normal device functionality. No SEL was seen at room temperature. The upper bound of the 9500 confidence level (CL) for SEL cross section is 10-6 cm2. Multiple potential explanations exist on the differences between the GSFC and The Aerospace Corporation's results. They include: * Different die revisions (A versus M) * Different test ion energy/particle ranges (NSCL SEETF and TAMU versus LBNL) * Thinned die versus unmodified * Angular effects versus normal incidence Figure 6 shows The Aerospace Corporation's proton SEU data for both the 1 Gbit DDR and the preceding generation 512 Mbit DDR from the same vendor. As expected due to geometric cell size issues, the per bit cross sections for the 1 Gbit device are somewhat lower than for the 512 Mbit DDR. All errors observed were isolated single-bit errors which is not unexpected since all runs were performed with the proton beam incident normal to the device. 
V. TID DEGRADATION
TID degradation is generally thought to improve as CMOS feature size shrinks. However, the very stringent requirements on leakage currents in DRAM access FETs make this more uncertain for DRAMs. While detailed studies of TID induced parametric degradation remain to be done, the parts tested with protons by Aerospace functioned with no apparent degradation to >>100 krads(Si).
VI. FUTURE WORK
While the test results to date are encouraging for use of these memories in space missions, several hurdles remain to be traversed. Full parametric TID testing is scheduled to be performed once additional test parts are received in August. Proton testing over angles is also anticipated to better characterize susceptibility to multi-bit SEU and other protoninduced effects. We also plan to extend our study of volatile memory devices as parts from other vendors and new generations of technology become available.
VII. DISCUSSION
Data for the current 1 Gbit 90 nm feature size DDR SDRAMs demonstrate that reduced feature size does not necessarily correlate to worse radiation performance. SEU cross sections on a per bit basis are lower than those of the previous 512 Mbit devices. SEL performance of the 1 Gbit devices is significantly better than for previous generations (see Table II ), and SEU, MBU and SEFI rates remain manageable with mitigation techniques used with previous generations (error correction codes, error scrubbing, creative memory organization and so on.). For example, a conservative fit to the GSFC data yields rates for Geostationary orbit of 10-11-0-10 upsets per bit per day for the revision A die, while the Aerospace data yield a rate roughly 10 times higher for the revision M die. SEFIs and other block errors can be expected to occur at a rate of roughly 10-4 per device-day. Multibit upsets could occur at a rate of once in 10-100 days. Protons should not cause either SEFIs or MBUs in the absence of significant angular effects.
The current work also demonstrates that even if a device is not amenable to repackaging or other package modification for SEE testing, high-energy ions (e.g. at MSU's SEETF and at TAMU) can be used to obtain a thorough characterization of the device. In carrying out such a strategy, it is helpful to capitalize on the greater LET selectability at TAMU, making use of the SEETF primarily for high-LET ions that cannot be delivered by lower energy facilities. It is also helpful to have a detailed understanding of the overburden the beam must penetrate above the sensitive volume. 
